Advertisements
Advertisements
Question
Write the truth table for a NAND gate connected as given in the following figure.
Hence identify the exact logic operation carried out by this circuit
Solution
A acts as the two inputs of the NAND gate and Y is the output, as shown in the following figure.
Hence, the output can be written as:
`Y = bar("A"."A") = bar"A" + bar"A" = bar"A"` ...(i)
The truth table for equation (i) can be drawn as:
| A | Y`(=bar"A")` |
| 0 | 1 |
| 1 | 0 |
This circuit functions as a NOT gate. The symbol for this logic circuit is shown as:
APPEARS IN
RELATED QUESTIONS
Write the truth table for the combination of the gates shown. Name the gates used.
Identify the logic gates marked 'P' and 'Q' in the given circuit. Write the truth table for the combination.
Give the truth table and circuit symbol for NAND gate
The arrangement given below represents a logic gate :
Copy the following truth table in your answer booklet and complete it showing outputs at C
and D.
| A | B | C | D |
| 0 | 0 | ||
| 1 | 0 | ||
| 0 | 1 | ||
| 1 | 0 |
Draw logic symbol of an OR gate and write its truth table.
The following figure shows the input waveforms (A, B) and the output waveform (Y) of a gate. Identify the gate, write its truth table and draw its logic symbol.
The output of an OR gate is connected to both the inputs of a NAND gate Draw the logic circuit of this combinaion of getes and write its truth table.
Let \[X = A \overline{ BC} + B\overline{ CA} + C\overline{AB } .\] Evaluate X for A = 1, B = 0, C = 1.
Let \[X = A \overline{ BC} + B\overline{ CA} + C\overline{AB } .\] Evaluate X for A = B = C = 0.
(i) Write the truth tables of the logic gates marked P and Q in the given circuit.
(ii) Write the truth table for the circuit.
The outputs of two NOT gates are fed to a NOR gate. Draw the logic circuit of the combination of gates. Write its truth table. Identify the gate equivalent to this circuit.
A radar is sending out pules of 1 micro second duration at interval of 100 micro-second. The range of the radar is
In potential barrier development in a junction diode opposes
For the given circuit, the input digital signals are applied at the terminals A, B and C. What would be the output at the terminal y?
How would you set up a circuit to obtain NOT gate using a transistor?
An X-OR gate has following truth table:
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
It is represented by following logic relation `Y = barA.B + A.barB`. Build this gate using AND, OR and NOT gates.
Identify the logic operation carried out by the given circuit:
